CPS104
Computer Organization and Programming
Lecture 18: Cache Memory

Nov. 1, 1999

Dietolf (Dee) Ramm

http://www.cs.duke.edu/~dr/cps104.html
Outline of Today’s Lecture

° Direct Mapped Cache (review).

° Two-Way Set Associative Cache

° Fully Associative cache

° Replacement Policies

° Write Strategies
Direct Mapped Cache

For a Cache of \( 2^M \) bytes with block size of \( 2^L \) bytes

- There are \( 2^{M-L} \) cache blocks,
- Lowest \( L \) bits of the address are Block-Offset bits
- Next \( (M - L) \) bits are the Cache-Index.
- The last \( (32 - M) \) bits are the Tag bits.

<table>
<thead>
<tr>
<th>32-M bits</th>
<th>Tag</th>
<th>M-L bits Cache Index</th>
<th>L bits block offset</th>
</tr>
</thead>
</table>

Data Address

\[
\text{Cache-Index} = (\text{<Address>} \mod (\text{Cache\_Size}))/ \text{Block\_Size} \\
\text{Block-Offset} = \text{<Address>} \mod (\text{Block\_Size}) \\
\text{Tag} = \text{<Address>} / (\text{Cache\_Size})
\]
Example: 1-KB Cache with 32B blocks:

Cache Index = (Address Mod (1024))/ 32

Block-Offset = Address Mod (32)

Tag = Address / (1024)

<table>
<thead>
<tr>
<th>22 bits Tag</th>
<th>5 bits Cache Index</th>
<th>5 bits block offset</th>
</tr>
</thead>
</table>

Address

Cache Tag: 22 bits

Direct Mapped Cache Data: 32-byte block

<table>
<thead>
<tr>
<th>Byte 31</th>
<th>Byte 30</th>
<th>...</th>
<th>Byte 1</th>
<th>Byte 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1K = 2^{10} = 1024

2^{5} = 32
Example: 1KB Direct Mapped Cache with 32B Blocks

- For a $2^{10}$ byte cache with 32-byte blocks:
  - The uppermost $22 = (32 - 10)$ address bits are the Cache Tag
  - The lowest 5 address bits are the Byte Select (Block Size = $2^5$)
  - The next 5 address bits (bit5 - bit9) are the Cache Index
Example: 1K Direct Mapped Cache

Cache Tag

0x0002fe

Cache Index

0x00

Byte Select

0x00

Valid Bit

0

Cache Tag

0xxxxxxx

0x000050

0x004440

Cache Data

Byte 31  

Byte 1  

Byte 0

0  

1  

31

Byte 63  

Byte 33  

Byte 32

1  

2  

3

Byte 1023  

Byte 992

31

Cache Miss

Byte Select

©GK&DR Fall 1999
Example: 1K Direct Mapped Cache

Cache Tag: 0x0002fe
Cache Index: 0x00
Byte Select: 0x00

Valid Bit
Cache Tag

0x0002fe
0x000050
0x004440

New Block of data
Byte 63 •• Byte 33 Byte 32

Byte 1023 •• Byte 992

Byte Select
Example: 1K Direct Mapped Cache

Cache Tag: 0x000050
Cache Index: 0x01
Valid Bit: 1
Byte Select: 0x08

Cache Hit

Byte 31: 0x0002fe
Byte 32: 0x004440
Byte 63: 0x000050

Byte 0: 0
Byte 1: 0
Byte 31: 0

Byte 32: 0
Byte 33: 0
Byte 992: 0

Byte 1023: 0

Cache Data

Cache Index: 0x01
Byte Select: 0x08

Valid Bit: 1
Cache Tag: 0x000050

CPS 104 Lecture 18.8
©GK&DR Fall 1999
Example: 1K Direct Mapped Cache

Cache Tag: 0x002450

Valid Bit: 1

Cache Index: 0x02

Byte Select: 0x04

Cache Data:
- Byte 31: *
- Byte 63: *
- Byte 1023: *

Cache Miss
Example: 1K Direct Mapped Cache

<table>
<thead>
<tr>
<th>Cache Tag</th>
<th>Cache Index</th>
<th>Byte Select</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x002450</td>
<td>0x02</td>
<td>0x04</td>
</tr>
</tbody>
</table>

- **Valid Bit**: 1
- **Cache Tag**: 0x002450
- **Cache Data**:
  - Byte 31: *
  - Byte 63: *
  - Byte 1023: *

**New Block of data**

```
0x0002fe
0x000050
0x002450
```
Block Size Tradeoff

° In general, larger block size take advantage of spatial locality **BUT**:
  • Larger block size means larger miss penalty:
    - Takes longer time to fill up the block
  • If block size is too big relative to cache size, miss rate will go up
    - Too few cache blocks

° In general, Average Access Time:
  • Hit Time $\times (1 - \text{Miss Rate}) + \text{Miss Penalty} \times \text{Miss Rate}$
A N-way Set Associative Cache

- **N-way set associative**: N entries for each Cache Index
  - N direct mapped caches operating in parallel

- **Example**: Two-way set associative cache
  - Cache Index selects a “set” from the cache
  - The two tags in the set are compared in parallel
  - Data is selected based on the tag result
Advantages of Set associative cache

- Higher **Hit rate** for the same cache size.
- Fewer **Conflict Misses**.
- Can can have a larger cache but keep the index smaller *(same size as virtual page index)*
Disadvantage of Set Associative Cache

° N-way Set Associative Cache versus Direct Mapped Cache:
  • N comparators vs. 1
  • Extra MUX delay for the data
  • Data comes AFTER Hit/Miss decision and set selection

° In a direct mapped cache, Cache Block is available BEFORE Hit/Miss:
  • Possible to assume a hit and continue. Recover later if miss.
And yet Another Extreme Example: Fully Associative cache

° Fully Associative Cache -- push the set associative idea to its limit!
  • Forget about the Cache Index
  • Compare the Cache Tags of all cache entries in parallel
  • Example: Block Size = 32B blocks, we need N 27-bit comparators

° By definition: Conflict Miss = 0 for a fully associative cache

---

### Cache Tag (27 bits long)

<table>
<thead>
<tr>
<th>31</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cache Tag</td>
<td>Byte Select</td>
<td></td>
</tr>
</tbody>
</table>

#### Cache Data

<table>
<thead>
<tr>
<th></th>
<th>Byte 31</th>
<th>Byte 1</th>
<th>Byte 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte 31</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Byte 63</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Byte 33</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Byte 32</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

CPS 104 Lecture 18.15

©GK&DR Fall 1999
Sources of Cache Misses

° **Compulsory** (cold start or process migration, first reference): first access to a block
  • “Cold” fact of life: not a whole lot you can do about it

° **Conflict** (collision):
  • Multiple memory locations mapped to the same cache location
  • Solution 1: increase cache size
  • Solution 2: increase Associativity

° **Capacity**:
  • Cache cannot contain all blocks access by the program
  • Solution: increase cache size

° **Invalidation**: other process (e.g., I/O) updates memory
## Sources of Cache Misses

<table>
<thead>
<tr>
<th></th>
<th>Direct Mapped</th>
<th>N-way Set Associative</th>
<th>Fully Associative</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Cache Size</strong></td>
<td>Big</td>
<td>Medium</td>
<td>Small</td>
</tr>
<tr>
<td><strong>Compulsory Miss</strong></td>
<td>Same</td>
<td>Same</td>
<td>Same</td>
</tr>
<tr>
<td><strong>Conflict Miss</strong></td>
<td>High</td>
<td>Medium</td>
<td>Zero</td>
</tr>
<tr>
<td><strong>Capacity Miss</strong></td>
<td>Low(er)</td>
<td>Medium</td>
<td>High</td>
</tr>
<tr>
<td><strong>Invalidation Miss</strong></td>
<td>Same</td>
<td>Same</td>
<td>Same</td>
</tr>
</tbody>
</table>

**Note:**
If you are going to run “billions” of instruction, Compulsory Misses are insignificant.
The Need to Make a Decision!

° **Direct Mapped Cache:**
  - Each memory location can only mapped to 1 cache location
  - No need to make any decision :-)
    - Current item replaces the previous item in that cache location

° **N-way Set Associative Cache:**
  - Each memory location have a *choice of N* cache locations

° **Fully Associative Cache:**
  - Each memory location can be placed in *ANY* cache location

° **Cache miss in a N-way Set Associative or Fully Associative Cache:**
  - Bring in new block from memory
  - Throw out a cache block to make room for the new block
  - We need to make a decision on *which block to throw out!*
Cache Block Replacement Policy

- **Random Replacement:**
  - Hardware randomly selects a cache block out of the set and replaces it.

- **Least Recently Used:**
  - Hardware keeps track of the access history
  - Replace the entry that has not been used for the longest time.
  - For two way set associative cache one needs one bit for LRU replacement.

- Example of a Simple "Pseudo" Least Recently Used Implementation:
  - Assume 64 Fully Associative Entries
  - Hardware replacement pointer points to one cache entry
  - Whenever an access is made to the entry the pointer points to:
    - Move the pointer to the next entry
    - Otherwise: do not move the pointer
Cache Write Policy: Write Through versus Write Back

° Cache read is much easier to handle than cache write:
  • Instruction cache is much easier to design than data cache

° Cache write:
  • How do we keep data in the cache and memory consistent?

° Two options (decision time again :-)
  • **Write Back**: write to cache only. Write the cache block to memory when that cache block is being replaced on a cache miss.
    - Need a “dirty bit” for each cache block
    - Greatly reduce the memory bandwidth requirement
    - Control can be complex
  • **Write Through**: write to cache and memory at the same time.
    - What!!! How can this be? Isn’t memory too slow for this?
Write Buffer for Write Through

- A Write Buffer is needed between the Cache and Memory
  - Processor: writes data into the cache and the write buffer
  - Memory controller: write contents of the buffer to memory

- Write buffer is just a FIFO:
  - Typical number of entries: 4
  - Works fine if: Store frequency (w.r.t. time) \(<\) 1 / DRAM write cycle

- Memory system designer’s nightmare:
  - Store frequency (w.r.t. time) \(>\) 1 / DRAM write cycle
  - Write buffer saturation
Write Buffer Saturation

° Store frequency (w.r.t. time)  >  1 / DRAM write cycle
  • If this condition exist for a long period of time (CPU cycle time too quick and/or too many store instructions in a row):
    - Store buffer will overflow no matter how big you make it
    - The CPU Cycle Time  <<  DRAM Write Cycle Time

° Solution for write buffer saturation:
  • Use a write back cache
  • Install a second level (L2) cache:
  • store compression
Write Allocate versus Not Allocate

- Assume: a 16-bit write to memory location 0x0 and causes a miss
  - Do we read in the block?
    - Yes: Write Allocate
    - No: Write Not Allocate
Four Questions for Memory Hierarchy Designers

° **Q1:** Where can a block be placed in the upper level? *(Block placement)*

° **Q2:** How is a block found if it is in the upper level? *(Block identification)*

° **Q3:** Which block should be replaced on a miss? *(Block replacement)*

° **Q4:** What happens on a write? *(Write strategy)*
What is a Sub-block?

° Sub-block:
  • Share one cache tag between all sub-blocks in a block
  • A unit within a block that has its own valid bit
  • Example: 1 KB Direct Mapped Cache, 32-B Block, 8-B Sub-block
    - Each cache entry will have: 32/8 = 4 valid bits

° Write miss: only the bytes in that sub-block is brought in.
  • reduce cache fill bandwidth (penalty).

```
+---------------+--------+--------+--------+--------+
| Cache Tag     | SB3’s V| SB2’s V| SB1’s V| SB0’s V|
|               | Bit    | Bit    | Bit    | Bit    |
+---------------+--------+--------+--------+--------+
|               |        |        |        |        |
+---------------+--------+--------+--------+--------+
|               |        |        |        |        |
```

```
<table>
<thead>
<tr>
<th>Cache Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>B31   ** B24</td>
</tr>
<tr>
<td>Sub-block3</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>
```

```
<table>
<thead>
<tr>
<th>Byte 1023</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte 992</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>
```
Separate Instruction and Data Caches

- Separate Inst & Data Caches
  - Harvard Architecture
- Can access both at same time
- Combined L2
  - L2 >> L1
Cache Performance

\[ \text{CPU time} = (\text{CPU\_execution\_clock\_cycles} + \text{Memory\_stall\_clock\_cycles}) \times \text{clock\_cycle\_time} \]

\[ \text{Memory\_stall\_clock\_cycles} = \text{Memory\_accesses} \times \text{Miss\_rate} \times \text{Miss\_penalty} \]

**Example**

° Assume every instruction takes 1 cycle

° Miss penalty = 20 cycles

° Miss rate = 10%

° 1000 total instructions, 300 memory accesses

° Memory stall cycles? CPU clocks?
Cache Performance

° Memory Stall cycles = 300 * 0.10 * 20 = 600

° CPUclocks = 1000 + 600 = 1600

° 60% slower because of cache misses!
Improving Cache Performance

1. Reduce the miss rate,

2. Reduce the miss penalty, or

3. Reduce the time to hit in the cache.
Reducing Misses

Classifying Misses: 3 Cs

- **Compulsory**—The first access to a block is not in the cache, so the block must be brought into the cache. These are also called *cold start misses* or *first reference misses.* *(Misses in Infinite Cache)*

- **Capacity**—If the cache cannot contain all the blocks needed during execution of a program, capacity misses will occur due to blocks being discarded and later retrieved. *(Misses in Size X Cache)*

- **Conflict**—If the block-placement strategy is set associative or direct mapped, conflict misses (in addition to compulsory and capacity misses) will occur because a block can be discarded and later retrieved if too many blocks map to its set. These are also called *collision misses* or *interference misses.* *(Misses in N-way Associative, Size X Cache)*
Cache Performance

° Your program and caches
° Can you affect performance?
° Think about 3Cs
Reducing Misses by Compiler Optimizations

° Instructions
  • Reorder procedures in memory so as to reduce misses
  • Profiling to look at conflicts
  • McFarling [1989] reduced caches misses by 75% on 8KB direct mapped cache with 4 byte blocks

° Data
  • Merging Arrays: improve spatial locality by single array of compound elements vs. 2 arrays
  • Loop Interchange: change nesting of loops to access data in order stored in memory
  • Loop Fusion: Combine 2 independent loops that have same looping and some variables overlap
  • Blocking: Improve temporal locality by accessing “blocks” of data repeatedly vs. going down whole columns or rows
Merging Arrays Example

/* Before */
int val[SIZE];
int key[SIZE];

/* After */
struct merge {
   int val;
   int key;
};
struct merge merged_array[SIZE];

Reducing conflicts between val & key
Loop Interchange Example

/* Before */
for (k = 0; k < 100; k = k+1)
  for (j = 0; j < 100; j = j+1)
    for (i = 0; i < 5000; i = i+1)
      x[i][j] = 2 * x[i][j];

/* After */
for (k = 0; k < 100; k = k+1)
  for (i = 0; i < 5000; i = i+1)
    for (j = 0; j < 100; j = j+1)
      x[i][j] = 2 * x[i][j];

Sequential accesses Instead of striding through memory every 100 words
Loop Fusion Example

/* Before */
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
    a[i][j] = 1/b[i][j] * c[i][j];
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
    d[i][j] = a[i][j] + c[i][j];

/* After */
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
    { a[i][j] = 1/b[i][j] * c[i][j];
    d[i][j] = a[i][j] + c[i][j];}

2 misses per access to a & c vs. one miss per access
Blocking Example

/* Before */
for (i = 0; i < N; i = i + 1)
    for (j = 0; j < N; j = j + 1)
    {
        r = 0;
        for (k = 0; k < N; k = k + 1)
            r = r + y[i][k]*z[k][j];
        x[i][j] = r;
    };

° Two Inner Loops:
  • Read all NxN elements of z[
  • Read N elements of 1 row of y[ ] repeatedly
  • Write N elements of 1 row of x[ ]

° Capacity Misses a function of N & Cache Size:
  • 3 NxN => no capacity misses; otherwise ... 

° Idea: compute on BxB submatrix that fits
Blocking Example

/* After */
for (jj = 0; jj < N; jj = jj+B)
for (kk = 0; kk < N; kk = kk+B)
for (i = 0; i < N; i = i+1)
    for (j = jj; j < min(jj+B-1,N); j = j+1)
        {r = 0;
         for (k = kk; k < min(kk+B-1,N); k = k+1) {
             r = r + y[i][k]*z[k][j];
         }
         x[i][j] = x[i][j] + r;
        }

° Capacity Misses from $2N^3 + N^2$ to $2N^3/B + N^2$

° B called \textit{Blocking Factor}

° Conflict Misses Too?
Conflicts misses in caches not FA vs. Blocking size

- Lam et al. [1991] a blocking factor of 24 had a fifth the misses vs. 48 despite both fit in cache
Summary of Compiler Optimizations to Reduce Cache Misses

- **vpenta (nasa7)**
- **gmty (nasa7)**
- **tomcatv**
- **btrix (nasa7)**
- **mxm (nasa7)**
- **spice**
- **cholesky (nasa7)**
- **compress**

**Performance Improvement**

- **merged arrays**
- **loop interchange**
- **loop fusion**
- **blocking**

CPS 104 Lecture 18.39

©GK&DR Fall 1999
Summary

° Cost Effective Memory Hierarchy
° Split Instruction and Data Cache
° 4 Questions
° CPU cycles/time, Memory Stall Cycles
° Your programs and cache performance

Next Time
° Virtual Memory