SYSTEM CORE FOR TRANSFERRING DATA BETWEEN AN EXTERNAL DEVICE AND MEMORY

Applicant: Altera Corporation, San Jose, CA (US)
Inventors: Gerald George Pechanek, Cary, NC (US); David Strube, Raleigh, NC (US); Edwin Franklin Barry, Vailas, NC (US); Charles W. Kurak, Jr., Durham, NC (US); Carl Donald Busboom, Cary, NC (US); Dale Edward Schneider, Durham, NC (US); Nikos P. Pitsianis, Durham, NC (US); Grayson Morris, Eindhoven (NL); Edward A. Wolff, Stockton, CA (US); Patrick R. Marchand, Apex, NC (US); Ricardo Rodriguez, Raleigh, NC (US); Marco Jacobs, Eindhoven (NL)
Assignee: Altera Corporation, San Jose, CA (US)

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 102 days.

This patent is subject to a terminal disclaimer.

Appl. No.: 13/771,390
Filed: Feb. 20, 2013

Prior Publication Data

Continuation of application No. 13/611,969, filed on Sep. 12, 2012, now Pat. No. 8,397,000, which is a continuation of application No. 13/344,339, filed on Jan. 5, 2012, now Pat. No. 8,296,479, which is a continuation of application No. 13/106,042, filed on May 12, 2011, now Pat. No. 8,117,357, which is a continuation of application No. 11/827,548, filed on Jul. 12, 2007, now Pat. No. 7,962,667, which is a continuation of application No. 10/797,726, filed on Mar. 10, 2004, now Pat. No. 7,266,620, which is a continuation of application No. 09/599,980, filed on Jun. 22, 2000, now Pat. No. 6,748,517.

ABSTRACT
Details of a highly cost effective and efficient implementation of a manifold array (ManArray) architecture and instruction syntax for use therewith are described herein. Various aspects of this approach include the regularity of the syntax, the relative ease with which the instruction set can be represented in database form, the ready ability with which tools can be created, the ready generation of self-checking codes and parameterized test cases. Parameterizations can be fairly easily mapped and system maintenance is significantly simplified.

20 Claims, 3 Drawing Sheets
FIG. 2

foreach instruction (add mpy sub) {
  # for each processor
  foreach p (s p) {
    # for each conditional execution
    foreach ce (e t f) {
      # for each unit that the instruction holds
      foreach unit (a m d) {
        # foreach testvector
        foreach columns in answer set {
          # generate test with these parameters
          
        }
      }
    }
  }
}

FIG. 3

set instruction(MPY,FORMAT.1sw) (RTE RX RY)
set instruction(MPY,FORMAT.1uw) (RTE RX RY)
set instruction(MPY,FORMAT.2sh) (RTE RX RY)
set instruction(MPY,FORMAT.2uh) (RTE RX RY)
set instruction(MPY,RFACCESS) ((WRITE) (READ) (READ))
set instruction(MPY,DATATYPES) (1sw 1uw 2sh 2uh)
set instruction(MPY,DIFFDATATYPES) (1sw 1sd 1sw 1sw) (1uw 1ud 1uw 1uw)
(set instruction(MPY,PROCS) (s p)
set instruction(MPY,UNITS) (m)
set instruction(MPY,CE) (e t f c n v z)
set instruction(MPY,CC) (e)
set instruction(MPY,COMBO) (e)
set instruction(MPY,SUFFIX) (e)
set instruction(MPY,CYCLES) 2
FIG. 4

#setting up state
set instruction(MPY, AS, RXb) ((maxint) (minint) )
set instruction(MPY, AS, RYb) ((maxint) (minint) )
set instruction(MPY, AS, Cb) ((0) (0) )
set instruction(MPY, AS, Vb) ((0) (0) )
set instruction(MPY, AS, Nb) ((0) (0) )
set instruction(MPY, AS, Zb) ((0) (0) )

#specifying desired state.
set instruction(MPY, AS, R1a) ((mpexpr[maxint]*[maxint]) (mpexpr[minint]*[minint]) )
set instruction(MPY, AS, Ca) ((0) (0) )
set instruction(MPY, AS, Va) ((0) (0) )
set instruction(MPY, AS, Na) ((0) (0) )
set instruction(MPY, AS, Za) ((0) (0) )

SYSTEM CORE FOR TRANSFERRING DATA BETWEEN AN EXTERNAL DEVICE AND MEMORY

RELATED APPLICATIONS

The present application is a continuation of and claims the benefit of U.S. Ser. No. 13/611,969 filed Sep. 12, 2012 which is a continuation of and claims the benefit of U.S. Ser. No. 13/344,339 filed Jan. 5, 2012 issued as U.S. Pat. No. 8,296,479 which is a continuation of and claims the benefit of and priority to U.S. Ser. No. 13/106,042 filed May 12, 2011 issued as U.S. Pat. No. 8,117,357 which is a continuation of and claims the benefit of and priority to U.S. Ser. No. 11/827,548 filed Jul. 12, 2007 issued as U.S. Pat. No. 7,962,667 which is a continuation of U.S. Ser. No. 10/797,726 filed Mar. 10, 2004 issued as U.S. Pat. No. 7,266,620 which is a continuation of U.S. Ser. No. 09/599,980 filed Jun. 22, 2000 issued as U.S. Pat. No. 6,748,517 which claims the benefit of U.S. Provisional Application Ser. No. 60/140,425 filed Jun. 22, 1999 all of which are incorporated herein by reference in their entirety.

FIELD OF THE INVENTION

The present invention relates generally to improvements to parallel processing and, more particularly, to such processing in the framework of a ManArray architecture and instruction syntax.

BACKGROUND OF THE INVENTION

A wide variety of sequential and parallel processing architectures and instruction sets are presently existing. An ongoing need for faster and more efficient processing arrangements has been a driving force for design change in such prior art systems. One response to these needs have been the first implementations of the ManArray architecture. Even this revolutionary architecture faces ongoing demands for constant improvement.

SUMMARY OF THE INVENTION

To this end, the present invention addresses a host of improved aspects of this architecture and a presently preferred instruction set for a variety of implementations of this architecture as described in greater detail below. Among the advantages of the improved ManArray architecture and instruction set described herein are that the instruction syntax is regular. Because of this regularity, it is relatively easy to construct a database for the instruction set. With the regular syntax and with the instruction set represented in database form, developers can readily create tools, such as assemblers, disassemblers, simulators or test case generators using the instruction database. Another aspect of the present invention is that the syntax allows for the generation of self-checking codes from parameterized test vectors. As addressed further below, parameterized test case generation greatly simplifies maintenance. It is also advantageous that parameterization can be fairly easily mapped.

These and other features, aspects and advantages of the invention will be apparent to those skilled in the art from the following detailed description taken together with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates an exemplary ManArray 2x2 iVLIW processor showing the connections of a plurality of processing elements connected in an array topology for implementing the architecture and instruction syntax of the present invention; FIG. 2 illustrates an exemplary test case generator program in accordance with the present invention; FIG. 3 illustrates an entry from an instruction-description data structure for a multiply instruction (MPPY) and FIG. 4 illustrates an entry from an MAU-answer set for the MPPY instruction.

DETAILED DESCRIPTION

Code Decoding in a VLIW Processor” filed Jun. 18, 1999, Provisional Application Ser. No. 60/140,245 entitled “Methods and Apparatus for Generalized Event Detection and Action Specification in a Processor” filed Jun. 21, 1999, Provisional Application Ser. No. 60/140,163 entitled “Methods and Apparatus for Improved Efficiency in Pipeline Simulation and Emulation” filed Jun. 21, 1999, Provisional Application Ser. No. 60/140,162 entitled “Methods and Apparatus for Initiating and Re-Synchronizing Multi-Cycle SIMD Instructions” filed Jun. 21, 1999, Provisional Application Ser. No. 60/140,244 entitled “Methods and Apparatus for Providing One-By-One Manifold Array (1x1 Man/Array) Program Context Control” filed Jun. 21, 1999, Provisional Application Ser. No. 60/140,325 entitled “Methods and Apparatus for Establishing Port Priority Function in a VLIW Processor” filed Jun. 21, 1999, Provisional Application Ser. No. 60/140,425 entitled “Methods and Apparatus for Providing Index Masking in a VLIW Processor” filed Jun. 22, 1999, Provisional Application Ser. No. 60/165,337 entitled “Efficient Cosine Transform Implementations on the Man/Array Architecture” filed Nov. 12, 1999, and Provisional Application Ser. No. 60/171,911 entitled “Methods and Apparatus for DMA Loading of Very Long Instruction Memory Word” filed Dec. 23, 1999, Provisional Application Ser. No. 60/184,668 entitled “Methods and Apparatus for Providing Bit-Reversal and Multicast Functions Utilizing DMA Controller” filed Feb. 24, 2000, Provisional Application Ser. No. 60/184,529 entitled “Methods and Apparatus for Scalable Array Processor Interrupt Detection and Response” filed Feb. 24, 2000, Provisional Application Ser. No. 60/184,560 entitled “Methods and Apparatus for Flexible Strength Coprocessing Interface” filed Feb. 24, 2000, Provisional Application Ser. No. 60/203,629 entitled “Methods and Apparatus for Power Control in a Scalable Array of Processor Elements” filed May 12, 2000, and Provisional Application Ser. No. 60/212,587 entitled “Methods and Apparatus for Indirect VLIW Memory Allocation” filed Jun. 21, 2000, respectively, all of which are assigned to the assignee of the present invention and incorporated by reference herein in their entirety.

All of the above noted patents and applications, as well as any noted below, are assigned to the assignee of the present invention and incorporated herein in their entirety.

In a presently preferred embodiment of the present invention, a ManArray 2x2 VLIW single instruction multiple data stream (SIMD) processor 100 shown in FIG. 1 contains a controller sequence processor (SP) combined with processing element 0 (PE0) SP/PE0 101, as described in further detail in U.S. application Ser. No. 09/699,072 entitled “Methods and Apparatus for Dynamically Merging an Array Controller with an Array Processing Element”. Three additional PEs, 151, 153, and 155 are also utilized to demonstrate improved parallel array processing with a simple programming model in accordance with the present invention. It is noted that the PEs can be also labeled with their matrix positions as shown in parentheses for PE0 (PE00) 101, PE1 (PE01) 151, PE2 (PE10) 153, and PE3 (PE11) 155. The SP/PE0 101 contains a fetch controller 103 to allow the fetching of short instruction words (SIWs) from a B-32-bit instruction memory 105. The fetch controller 103 provides the typical functions needed in a programmable processor such as a program counter (PC), branch capability, digital signal processing event loop operations, support for interrupts, and also provides the instruction memory management control which could include an instruction cache if needed by an application. In addition, the SIW fetch controller 103 dispatches 32-bit SIWs to the other PEs in the system by means of a 32-bit instruction bus 102.

In this exemplary system, common elements are used throughout to simplify the explanation, though actual implementations are not so limited. For example, the execution units 131 in the combined SP/PE0 101 can be separated into a set of execution units optimized for the control function, e.g., fixed point execution units, and the PE0 as well as the other PEs 151, 153 and 155 can be optimized for a floating point application. For the purposes of this description, it is assumed that the execution units 131 are of the same type in the SP/PE0 and the other PEs. In a similar manner, SP/PE0 and the other PEs use a five instruction slot VLIW architecture which contains a very long instruction word memory (VIM) memory 109 and an instruction decode and VIM controller function unit 107 which receives instructions as dispatched from the SP/PE0’s fetch controller 103 and generates the VIM addresses and control signals 108 required to access the VLIWs stored in the VIM. These VLIWs are identified by the letters SLAMD in VIM 109. The loading of the VLIWs is described in further detail in U.S. patent application Ser. No. 09/187,539 entitled “Methods and Apparatus for Efficient Synchronous MIMD Operations with VLIW PE-to-PE Communication”. Also contained in the SP/PE0 and the other PEs is a common PE configurable register file 127 which is described in further detail in U.S. patent application Ser. No. 09/169,255 entitled “Methods and Apparatus for Dynamic Instruction Controlled Reconfiguration Register File with Extended Precision”.

Due to the combined nature of the SP/PE0, the data memory interface controller 125 must handle the data processing needs of both the SP controller, with SP data in memory 121, and PE0, with PE0 data in memory 123. The SP/PE0 controller 125 also is the source of the data that is sent over the 32-bit broadcast data bus 126. The other PEs 151, 153, and 155 contain common physical data memory units 123, 123”, and 123” though the data stored in them is generally different as required by the local processing done on each PE. The interface to these PE data memories is also a common design in PEs 1, 2, and 3 and indicated by PE local memory and data bus interface logic 157, 157”, and 157”. Interconnecting the PEs for data transfer communications is the cluster switch 171 more completely described in U.S. Pat. No. 6,023,753 entitled “Manifol Array Processor”, U.S. application Ser. No. 09/499,122 entitled “Methods and Apparatus for Manifold Array Processing”, and U.S. application Ser. No. 09/169,256 entitled “Methods and Apparatus for ManArray PE-to-PE Switch Control”. The interface to a host processor, other peripheral devices, and/or external memory can be done in many ways. The primary mechanism shown for completeness is contained in a directed memory access (DMA) control unit 181 that provides a scalable ManArray data bus 183 that connects to devices and interface units external to the ManArray core. The DMA control unit 181 provides the data flow and bus arbitration mechanisms needed for these external devices to interface to the ManArray core memories via the multiplexed bus interface represented by line 185. A high level view of a ManArray Control Bus (MCB) 191 is also shown.

Turning now to specific details of the ManArray architecture, and instruction syntax as adapted by the present invention, this approach advantageously provides a variety of benefits. Among the benefits of the ManArray instruction syntax, as further described herein, is that first the instruction syntax is regular. Every instruction can be deciphered in up to four parts delimited by periods. The four parts are always in the
same order which lends itself to easy parsing for automated tools. An example for a conditional execution (CE) instruction is shown below:

(CE): (NAME): (PROCESSOR/UNIT): (DATATYPE)

Below is a brief summary of the four parts of a ManArray instruction as described herein:

(1) Every instruction has an instruction name.
(2A) Instructions that support conditional execution forms may have a leading (T or F), or . . .
(2B) Arithmetic instructions may set a conditional execution state based on one of four flags (C=carry, V=overflow, Z=zero).
(3A) Instructions that can be executed on both an SP and a PE or PEs specify the target processor via (S or .P) designations. Instructions without an .S or .P designation are SP control instructions.
(3B) Arithmetic instructions always specify which unit or units that they execute on (A=ALU, M=MAU, D=DSU).
(3C) Load/Store instructions do not specify which unit (all load instructions begin with the letter 'L' and all stores with letter 'S').
(4A) Arithmetic instructions (ALU, MAU, DSU) have data types to specify the number of parallel operations that the instruction performs (e.g., 1, 2, 4 or 8), the size of the data type (D=64 bit doubleword, W=32 bit word, H=16 bit halfword, B=8 bit byte, or F/W=32 bit floating point) and optionally the sign of the operands (S=Signed, U=Unsigned).
(4B) Load/Store instructions have single data types (D=doubleword, W=word, H1=high halfword, H0=low halfword, B=byte).

The above parts are illustrated in the following example instruction below:

```
set instruction(ADD,CCE) {e f c n v z}
set instruction(ADD,PROCS) {x p}
set instruction(ADD,UNITIS) {a n}
set instruction(ADD,DATATYPE5) {d 1 w 1 w 2 b 1 b 4 b 1 b 8 b 5}
set instruction(ADD,FORMAT,4d) {R T E R X E R Y E}
set instruction(ADD,FORMAT,4w) {R T E R X R Y}
set instruction(ADD,FORMAT,2w) {R T E R X R Y}
set instruction(ADD,FORMAT,2b) {R T E R X R Y}
set instruction(ADD,FORMAT,4b) {R T E R X E R Y E}
set instruction(ADD,FORMAT,8b) {R T E R X E R Y E}
```

The example above only demonstrates the instruction syntax. Other entries in each instruction record include the number of cycles the instruction takes to execute (CYCLES), encoding tables for each field in the instruction (ENCODING) and configuration information (CONFIG) for subsets of the instruction set. Configuration information (1×1, 1×2, etc.) can be expressed with evaluations in the database entries:

```
proc Manta { } {
# are we generating for Manta?
return 1
# are we generating for ManArray?
return 0
}
```

Having the instruction set defined with a regular syntax and represented in database form allows developers to create tools using the instruction database. Examples of tools that have been based on this layout are:

```
set instruction(MPY,CE) [Manta] {e t f} {e t f c n v z}
```

Assembler (drives off instruction set syntax in database), Disassembler (table lookup of encoding in database), Simulator (used database to generate master decode table for each possible form of instruction), and Testcase Generators (use database to generate testcases for assembler and simulator).

Another aspect of the present invention is that the syntax of the instructions allows for the ready generation of self-checking code from test vectors parameterized over conditional execution/datatypes/sign-extension/etc. TCGen, a test case generator, and SGen are exemplary programs that generate self-checking assembly programs that can be run through a Verilog simulator and C-simulator.

An outline of a TCGen program 200 in accordance with the present invention is shown in FIG. 2. Such programs can be used to test all instructions except for flow-control and
iVL1W instructions. TCgen uses two data structures to accomplish this result. The first data structure defines instruction-set syntax (for which datatypes/cei:1,2,3/sign extension/ rounding/operands is the instruction defined) and semantics (how many bytes does the instruction require to be executed, which operands are immediate operands, etc.). This data structure is called the instruction-description data structure.

An instruction-description data structure 300 for the multiply instruction (MPY) is shown in FIG. 3 which illustrates an actual entry out of the instruction-description for the multiply instruction (MPY) in which e stands for empty. The second data structure defines input and output state for each instruction. An actual entry out of the MAU-answer set for the MPY instruction 400 is shown in FIG. 4. State can contain functions which are context sensitive upon evaluation. For instance, when defining an MPY test vector, one can define: RXn (RX before) = .maxint, RYn (RY before) = .maxint, RT = .maxint * .maxint. When TCgen is generating an unsigned word form of the MPY instruction, the .maxint would evaluate to 0xffffffff. When generating an unsigned halfword form, however, it would evaluate to 0xffff. This way the test vectors are parameterized over all possible instruction variations. Multiple test vectors are used to set up and check state for packed data type instructions.

The code examples of FIGS. 3 and 4 are in Tel syntax, but are fairly easy to read. “Set” is an assignment, ( ) are used for array indices and the { } are used for defining lists. The only functions used in FIG. 4 are “.maxint”, “.minint”, “.signIsn1”, “.signIsn0”, and an arbitrary arithmetic expression evaluator (EXPR). Many more such functions are described herein below.

TCgen generates about 80 tests for these 4 entries, which is equivalent to about 3000 lines of assembly code. It would take a long time to generate such code by hand. Also, parameterized test case generation greatly simplifies maintenance. Instead of having to maintain 3000 lines of assembly code, one only needs to maintain the above defined vectors. If an instruction description changes, that change can be easily made in the instruction-description file. A configuration dependent instruction-set definition can be readily established. For instance, only having word instructions for the ManArray, or fixed point on an SP only, can be fairly easily specified.

Test generation over database entries can also be easily subset. Specifying “SUBSET(DATATYPES) {1sw 1sh}” would only generate testcases with one signed word and one signed halfword instruction forms. For the multiply instruction (MPY), this means that the unsigned word and unsigned halfword forms are not generated. The testcase generators TelRita and TelRitaCorita are tools that generate streams of random (albeit with certain patterns and biases) instructions. These instruction streams are used for verification purposes in a co-verification environment where state between a C-simulator and a Verilog simulator is compared on a per-cycle basis.

Utilizing the present invention, it is also relatively easy to map the parameterization over the test vectors to the instruction set since the instruction set is very consistent.

Further aspects of the present invention are addressed in the Mantra User and Reference Information found in U.S. Pat. Nos. 6,748,517 and 7,266,620 at cols. 9-1050. That documentation is divided into the following principle sections:

Section I—Table of Contents;
Section II—Programmer’s User’s Guide (PUG);
Section III—Programmer’s Reference (PREP).

The Programmer’s User’s Guide Section addresses the following major categories of material and provides extensive details thereon: (1) an architectural overview; (2) processor registers; (3) data types and alignment; (4) addressing modes; (5) scalable conditional execution (CE); (6) processing element (PE) masking; (7) indirect very long instruction words (iVL1Ws); (8) looping; (9) data communication instructions; (10) instruction pipeline; and (11) extended precision accumulation operations.

The Programmer’s Reference Section addresses the following major categories of material and provides extensive details thereof: (1) floating-point (FP) operations, saturation and overflow; (2) saturated arithmetic; (3) complex multiplication and rounding; (4) key to instruction set; (5) instruction set; (6) instruction formats, as well as, instruction field definitions.

While the present invention has been disclosed in the context of various aspects of presently preferred embodiments, it will be recognized that the invention may be suitably applied to other environments and applications consistent with the claims which follow.

We claim:

1. An apparatus for loading a very long instruction word (VLIW) in a processor, comprising:
   a VLIW memory (VIM) configured with addressable VLIW locations, each VLIW location comprising N slots; and
   a VLIW control unit configured to receive a load VLIW (LV) instruction and a first set of N instructions that make up a VLIW from a program memory, the LV instruction having a count value N and VLIW address information, and the VLIW control unit configured to load each instruction of the first set of N instructions in an instruction specified slot at a VIM address according to the received VLIW address information to create the VLIW comprising the N instructions.

2. The apparatus of claim 1 further comprising:
   a VIM base address register that is loaded with a VIM base address value prior to receiving the LV instruction, wherein the VIM address is generated as a function of the VIM base address value selected from the VIM base address register and the address information.

3. The apparatus of claim 1 further comprising:
   a plurality of VIM base address registers having a first VIM base address register loaded with a VIM base address value prior to receiving the LV instruction, wherein the first VIM address register is selected for use in generating the VIM address in response to the received LV instruction.

4. The apparatus of claim 1 further comprising:
   a group of N execution units, each execution unit associated with an instruction specified slot.

5. The apparatus of claim 1, wherein the processor comprises:
   an array of processing elements (PEs) having a first set of PEs which are unmasked PEs and a second set of PEs which are masked PEs, each PE having a VLIW control unit and a VIM, wherein the LV instruction and the first set of N instructions are received in the first set of unmasked PEs to create a second VLIW in each VIM of each unmasked PE of the first set of unmasked PEs.

6. The apparatus of claim 5, wherein a VIM base address register in each unmasked PE is loaded with a VIM base address value prior to receiving the LV instruction, wherein a VIM address is generated in each unmasked PE as a function of the VIM base address value selected from the VIM base address register and the address information.

7. The apparatus of claim 5, wherein the first set of unmasked PEs is masked to create a first set of masked PEs.
and the second set of masked PEs are unmasked to create a second set of unmasked PEs and each VLIW control unit in each unmasked PE of the second set of unmasked PEs responds to a copy of the LV instruction followed by a second set of N instructions different from the first set of N instructions to create a third VLIW different from the second VLIW in each VIM associated with each unmasked PE of the second set of unmasked PEs.

8. The apparatus of claim 7, wherein all PEs are unmasked and the VLIW control unit in each PE responds to a first execute VLIW (XV) instruction having the VIM address information to generate a VIM address according to a VIM base address register in each PE, which selects the second VLIW from the VIMs associated with the first set of unmasked PEs and selects the third VLIW from the VIMs associated with the second set of unmasked PEs.

9. The apparatus of claim 1, wherein the LV instruction includes N disable bits, a disable bit associated with each instruction of the N instructions, the N disable bits are stored with the VLIW in the VIM.

10. The apparatus of claim 9, wherein the VLIW control unit responds to a first execute VLIW (XV) instruction having VIM address information to select a VLIW from the VIM and an enable bit for each instruction specified slot and wherein each instruction from the VLIW having a corresponding enable bit from the first XV instruction and a disable bit from a corresponding instruction specified slot in the VLIW both set to an enable state is executed.

11. The apparatus of claim 10, wherein the VLIW control unit responds to a second XV instruction having VIM address information to select the VLIW from the VIM and a second set of enable bits which are different than the enable bits of the first XV instruction and wherein each instruction from the VLIW having a corresponding enable bit from the second XV instruction and a disable bit associated with a corresponding instruction specified slot both set to an enable state is executed and wherein a first set of instructions executed from the VLIW in response to the first XV instruction is different than a second set of instructions executed from the VLIW in response to the second XV instruction.

12. An apparatus for controlled use of very long instruction words (VLIWs), the apparatus comprising:
   a first VLIW memory (VIM) in a first processing element (PE) and a second VIM in a second PE, each VIM configured with addressable VLIW locations, each VLIW location comprising N slots; and a first VLIW control unit in the first PE and a second VLIW control unit in the second PE, the first PE configured to be unmasked and the second PE configured to be masked, each VLIW control unit configured to receive a load VLIW (LV) instruction having a count value N and VIM address information from a program memory, the first VLIW control unit configured to load each instruction of N instructions that follow the received LV instruction in an instruction specified slot at a first VIM address according to the received VIM address information to create the first VLIW in the first VIM comprising the N instructions in the first PE and the second PE unaffected by the received LV instruction.

13. The apparatus of claim 12 further comprising:
a first group of N execution units in the first PE and a second group of N execution units in the second PE, each execution unit associated with an instruction specified slot of the VLIW, wherein the first VLIW is fetched from the first VIM and executed on the first group of N execution units in the first PE in response to a received execute VLIW (XV) instruction and wherein the second PE executes a no operation (NOP) in response to the received XV instruction.

14. The apparatus of claim 12 further comprising:
a first mask bit in the first PE that is changed to configure the first PE to be masked and a second mask bit in the second PE that is changed to configure the second PE to be unmasked, wherein a second LV instruction having a count value M and the VIM address information is received in the unmasked second PE for creating a second VLIW in the second VIM and in the masked first PE no operation occurs in response to the received second LV instruction.

15. The apparatus of claim 14, wherein the unmasked second PE receives M instructions that are loaded in instruction specified slots at the first VIM address in the second VIM to create the second VLIW having the M instructions.

16. The apparatus of claim 14, wherein the first processor and the second processor are both configured to be unmasked and the first VLIW is selected from the first VIM at the first VIM address and the second VLIW is selected from the second VIM at the first VIM address in response to a first execute VLIW (XV) instruction.

17. The apparatus of claim 14 further comprising:
A first VIM base address register in the first PE loaded with a first address value and a second VIM base address register in the second PE loaded with a second address value and wherein the unmasked second PE receives M instructions that are loaded in instruction specified slots at a second address value in the second VIM to create the second VLIW having the M instructions.

18. The apparatus of claim 17, wherein the first processor and the second processor are both configured to be unmasked and the first VLIW is selected from the first VIM at the first VIM address and the second VLIW is selected from the second VIM at the second VIM address in response to a first execute VLIW (XV) instruction.

19. An apparatus for controlled use of very long instruction words (VLIWs), the apparatus comprising:
means for storing a VLIW at an addressable VLIW location in each unmasked processing element (PE) of a plurality of PEs, each addressable VLIW location comprising N slots;
means for receiving a load VLIW (LV) instruction having a count value N and storage information followed by N instructions from a program memory; and means for loading each instruction of the N instructions in an instruction specified slot of the addressable VLIW location to create the VLIW in each unmasked PE of the plurality of PEs.

20. The apparatus of claim 19 further comprising:
means for executing each instruction in the N slots of the VLIW in each unmasked PE of the plurality of PEs.